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ABSTRACT 
VLSI technology, embodied in state of the art 
microprocessors and microcomputers, has implied a computer 
system architecture that offers the possibility for 
extensive standardization, modularity, and performance 
improvements that can 
lifetime costs of 
significantly impact and reduce the 
real-time simulators. This report 
discusses one such system. Both the hardware and software 
aspects of the system are examined. 
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I. PARALLEL PROCESSING FOR REAL-TIME SIMULATION 
Simulators (e.g. aircraft flight simulators) today 
employ commercially available digital computers of various 
types and designs to perform the processing and 
computations required for real-time simulations. These 
computers are programmed almost exclusively in the 
assembly language of the selected computer. The software 
packages developed and delivered with each simulator are 
unique to that simulator and to the language of the 
computer involved. As a result of this situation, there 
is little or no commonality of computer hardware, no 
commonality of computer languages, and no commonality of 
computer software programs, even between simulators of a 
similar type or class (Summer et al. 1979, p.7). The 
results of a 1973 Navy study indicated that Navy 
simulators consisted of 793 different digital computers of 
63 hardware types with 43 different assembly level 
languages used for programming (Summer et al. 1979, p.8). 
This large number of computer units require a large number 
of spare components for hardware maintenance, a large 
knowledge base for maintenance personnel, large and unique 
hardware documentation, and unique software documentation 
for each type or class. Even with all the computers in 
use today, system 
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architectures have not been made 
optimum for real-time processing in many cases. 
A portion of today's simulators are programmed in the 
high order language FORTRAN IV. This is the only 
universally standard high order language available on most 
commercial computers suitable for simulators. 
FORTRAN IV compilers that generate optimized and 
of being used in most efficient object code, capable 
real-time simulators, are significantly limited. The 1973 
Navy report concludes that FORTRAN IV is much less than 
optimum as a standard source language for real-time 
simulators. FORTRAN's power 
On the average 20 to 25 
simulator's workload is 
is in numerical computation. 
percent of an aircraft flight 
numerical computation, the 
remaining 75 percent is intermixed between logical, 
input/output, data handling, interrupts, and special 
control functions. FORTRAN is significantly deficient in 
these latter-types of programming functions in its syntax 
and language construction. 
A typical system configuration, block diagram, for an 
aircraft simulator is shown in Figure 1. The flight 
control computer acts as a closed loop control, as 
indicated in the block diagram. Functions such a 
longitudinal and lateral directions, measurements of 
pitch, roll, yaw, angular 
accelerations and air data 
body rates, aircraft linear 
parameters must be computed in 
---
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Figure 1. Basic aircraft simulator block diagram 
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real-time. To handle these functions in real-time, a 
40 to 80 hertz solution rate is necessary. 
Multi-processor configurations utilizing parallel 
processing may be used to solve the current deficiencies 
with conventional computer systems. With Very Large Scale 
Integration (VLSI) technology in microprocessors and 
custom integrated circuit chips, the implication for 
standardization, modularity and performance improvements 
is implied. 
According to 
parallel processing 
processes at the 
concepts used to 
microcomputers: 
Parallel Processing 
the Encyclopedia of Computer Science, 
is the operation of two or more 
same time. There are a few simple 
achieve parallel processing in 
1. The first principle of parallel processing is to 
maximize simultaneous processing. Parallel processing can 
be maximized by identifying those segments of the program 
which take considerable computer time and scheduling them 
to occur at the same time as other segments requiring 
considerable time. 
2. Interruptible processing can be accomplished with 
parallel processing by providing a way for the user to 
interrupt the computer when he completes his task before 
the computer completes its task. Once interrupted, the 
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computer could, for example, accept user input, reply 
with a prompt, and then resume its processing task. 
3. Coordinate parallel processing with other tech-
niques designed to make programs more efficient. 
To be most effective, parallel processing program 
design must go beyond the alteration of minor parts of the 
code. It must also involve a more realistic assessment of 
the imbalances in the program sequence and develop ways to 
coordinate user and computer so neither must wait any 
longer than necessary (Brent 1982, p.268). 
The Microcomputer in a Highly Parallel Architecture 
In examining simulators used for real-time processing 
of flight information, an estimate of the instruction rate 
is between 2 and 5 microseconds per average operation. 
Investigating today's 8-bit microprocessors, we find 
that many can meet the essential criteria of timing and 
modularity, needed for a multi-processor simulator, and 
are highly flexible in their applications. 
A functionally modular multi-microcomputer system 
architecture based on the Motorola 6809 microprocessor 
chip is conceptually feasible, state of the art and cost 
effective. A concept feasibility breadboard system, used 
to demonstrate and evaluate the multiprocessor concept, is 
now presented. 
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The system, under observation, was built by the 
University of South Carolina and delivered to the Naval 
Training Equipment Center in Orlando, Florida, for 
evaluation and testing. 
II. CASE STUDY 
The architecture of the multiple microcomputer system 
(MMCS) feasibility breadboard is a hierachically 
structured, functionally distributed, multiple micro-
computer system. The control algorithm of the system is 
implemented by a combination of hardware, firmware, and 
software (Pettus et al. 198la, p.7). 
The breadboard-based system consists of 5 identical 
microcomputers utilizing the Motorola 6809 microprocessor. 
Each microcomputer has a dedicated memory space in which 
program tasks are stored. 
bus to a global memory 
In addition, there is a system 
which is used primarily for 
communication among the 
global variables. To 
microcomputers and for storage of 
minimize contention on the system 
bus, selected 
duplicated at 
microcomputers 
address spaces of global 
each microcomputer. This 
to obtain needed information 
local bus rather than the global system bus. 
memory are 
allows the 
by using a 
All write 
operations to the global 
information is duplicated 
address. Read operations 
memory are global, and the 
at microcomputers having that 
then become primarily local and 
can occur in parallel. 
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Control functions are distributed among the micro-
computers; however, the scheduling and execution of tasks 
is governed at each microcomputer by the real-time op-
erating system (Application Task Manager - ATM). The ATM 
is implemented primarily in firmware (i.e. programmable 
read-only memory PROM) to minimize overhead. The control 
structure is designed to be independant of implementation 
so that a variety of microcomputers could be used 
together. The breadboard multiple microcomputer system is 
intended for use as a laboratory research tool in the 
development and evaluation of new control concepts for 
multiple microcomputers operating in a parallel mode for 
modern real-time trainers (Pettus et al. 1981a, p.1). A 
block diagram of the University of South Carolina's 
multiple microcomputer system is shown in Figure 2. 
The Multiple Microcomputer System Breadboard Concept 
The basic concept of the architecture of the multiple 
microcomputer system breadboard is to take advantage of 
the inherent parallelism which exists in many modern 
real-time simulation applications. To implement this 
concept successfully with microcomputers depends upon the 
following major criteria: 
1. Successful partitioning of the problem into 
disjoint tasks. 
program 
memory 
no.1 
, , 
appli-
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processor 
no.1 
• • 
4----- -----
program 
memory 
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2. Provision for some form of centralized control by 
an operator for programming and initialization of the 
unit. 
3. Developing a real-time running structure which 
provides for the passing of system parameters between 
tasks, or processors, while preserving precedence. 
The criteria, presented previously, are comparable in 
importance, but their effects on the design are different. 
The first criterion infers tasks which cannot be readily 
decomposed cannot benefit from the use of a parallel 
structure (multiple processors). However, most tasks in 
real-time simulation have sufficient complexity to warrant 
the use of a multiple or parallel processing scheme. 
While the partitioning of the problem into disjoint tasks 
is not a function of the architecture of the system, it is 
a vital part of the overall use of the system (Pettus et 
al. 198la, p.14). 
The second criterion infers that the multiple 
microcomputer system should be hierarchically structured 
with ultimate control residing at a central or single 
point. This is perhaps the most significant single fea-
ture of the multiple microcomputer system breadboard 
concept as opposed to the classical distributed system ap-
proach in which each processor has equal weight (Pettus et 
al. 198la, p.14). This seco:ad criterion had the most influ-
ence on the basic structure of the South Carolina system. 
The third criterion 
strongly drove the actual 
al. 1981a, p.14). The 
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(passing of the parameters) most 
design of the system (Pettus et 
techniques used to handle the 
passing of 
strong effect 
the parameters between the processors has a 
upon both the partitioning of the problem 
and the programming of the specific problem. 
The Breadboard System Architecture 
The breadboard system consists of 5 processor modules 
or microcomputer cards ( 1 designated the control 
processor), the system services board (SSB), the disk 
controller hardware, and the external interface circuitry 
located on the analog to digital board. A block diagram of 
a microprocessor module is seen in Figure 3. The overall 
system configuration block diagram is shown in Figure 4. 
Interconnection of the system components is by 3 
main busses; they are the data bus, the system control 
bus, and the internal bus. These 3 busses together 
comprise the system bus or SYSBUS. A functional block 
diagram of the SSB and microprocessor modules is shown in 
Figure 5. 
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The system services board contains the shared memory, 
bus arbitration logic module (BAM), and memory for 
programs unique to the control processor. 
Interconnecting the processors and the SSB is the 
SYSBUS. The control processor has additional access to 
the SSB via a local extension of the internal bus (IBUS). 
The shared memory bus or data bus and the instruction 
busses may be requested 
the use of that bus, the 
by any of the processors desiring 
access to the bus is arbitrated 
by the bus arbitration logic. The control processor has 
no special status on 
occupying the highest 
modules are identical at 
physical slot into which 
either of these busses other than 
priority position. The processor 
the interface level, it is the 
they are inserted which defines 
which is the control processor (Pettus et al. 198la, p.15). 
The firmware, hardware, and kernal level software of 
each processor module form a virtual machine, known as the 
Application Task Manager (ATM), which implements 
instructions used for handling concurrent tasks and 
interprocessor communication (Pettus et al. 198la, p.17). 
Figure 6 depicts the role of the Application Task Manager 
in the breadboard system. 
The breadboard system consists of a design based upon 
the Motorola 6809 8-bit microprocessor, a Motorola 8-inch 
dual floppy disk system used 
control terminal for operator 
for mass 
interface, 
storage, a 
an Intecolor 
processor 
No.1 
ATM 
processor 
No.1 
LOCAL 
PROGRAMS 
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graphics terminal and a joystick to be used as the link-
age between the trainer and the user. Also included 
in the system is an RS-232 interface which supports a link 
to a VAX. 11/780 host computer used in the development of 
new application and control software. 
The Breadboard Operating Software 
The problem of designing efficient software for 
highly efficient structures is indeed difficult. The most 
efficient algorithms on serial machines are not 
necessarily the most efficient for parallel machines. Not 
only must the algorithm be decomposed into parallel parts, 
but memory accesses and interconnection must be considered 
( Haynes et al. 1982, P.18). 
The fact that most Von Neuman architecture schemes 
are sequential in nature (in many cases causing 
bottlenecks) means that they are not well suited for this 
type of real-time processing. Looking at current 
processor configurations, for real-time applications, 
might lead to the development of a new concept that might 
be well suited for a real-time distributed system. This 
might be an ATM concept based system. 
The ATM commands and operating system give the 
ability to coordinate and schedule multiple tasks in a 
real-time environment. 
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System exceptions, or unexpected events, are 
generated on two conditions; erroneous ATM commands, and 
attempts to exceed the capacity of the system data 
structures. When an exception condition exists, exception 
flags are set on that particular module, and the module 
then returns control to the calling module. The exception 
is then handled by the calling module in any way it sees 
fit. As a default condition, the exception status is 
passed through the module to the next higher level. If 
the exception reaches the ATM main program (highest 
level), its state along with the exception processor's 
state is sent to the operator's console. 
In the input/output scheme of the breadboard, the 
operator is to present input via an alpha-numeric CRT 
terminal. The commands the operator issues are in the 
form of a system control language (SCL). These SCL 
commands or inputs are transmitted and handled by the 
Command Language Interpreter Program (CLIP). CLIP, which 
resides on the control processor, is basically a compiler 
between the SCL and the ATM. Compiled ATM commands are 
then passed to the appropriate processor for execution. 
CLIP includes, as part of its task, the disk operating 
system and the VAX. communication handlers, along with the 
commands for control of the multiple microcomputer system. 
The syntax of the SCL statements, as interpreted by CLIP, 
are summarized in Appendix A. 
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A closer look at ATM is necessary to see why it 
overcomes the bottlenecks inherent in the Von Neuman 
architectures of present-day computers. 
Because ATM is strongly involved with the execution 
of concurrent tasks, the desirable implementation is in 
hardware. This follows since hardware is inherently 
parallel (Pettus et al. 198la, p.38). The specific tasks 
that are performed by ATM are to provide an environment 
for the execution of concurrent tasks or processes, 
provide the tools for the controlling of these tasks, 
implement the critical 
which must be indivisible 
areas for performing operations 
and provide the basic mechanics 
for communications between processors or between pro-
cessors and the outside world (Pettus et al. 1981a, p.39). 
The smallest entity in the breadboard multiple 
microcomputer 
commands is the 
system which is 
task or process. 
capable of 
A task is 
using ATM 
described to 
ATM by a Task Control Block (TCB). The block is a 15-byte 
block of information about the task. A task may be in one 
of four states, as seen in the state diagram of Figure 7. 
As the state diagram indicates, a task may exist in one of 
four states, which are READY, RUNNING, BLOCKED, and 
TERMINATED. A task is in the RUNNING state if it is 
actually executing. A task is in the READY state if it is 
in a computable state, that is, 
(Pettus et al. 198la, p.40). 
if it wishes to run 
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If an executing task performs a WAIT operation, it 
becomes BLOCKED until the proper semaphore is incremented 
or set by the SIGNAL operation. Upon unblocking, it will 
be placed in the READY state. A TERMINATED task is one 
which has either never wished to run or has completed 
running and does not wish to run again. The user may 
control the entry of a task into the READY or TERMI NATED 
states by use of ATM commands. Only ATM may place a task 
in the RUNNING or BLOCKED states. ATM only can remove a 
task from the BLOCKED state (Pettus et al. 198la, p.40). 
ATM commands consist of an opcode and the required 
arguments. 
The application software included with the multiple 
microcomputer system was a flight demonstration program 
used to provide an evaluation of the feasibility 
breadboard and to provide experience in the problems 
associated with the partitioning of a real-time process. 
The evaluation test was chosen to be an aircraft simulator 
in order to evaluate the system in an environment similar 
to its ultimate use. 
The simulation program uses 5 processors working 
in pipeline and concurrent modes. All of the application 
programs are written in Motorola 6809 assembly language. 
In a multiprocessor environment, extreme importance is put 
upon the partitio~ing of a program in such a way that it 
takes full advantage of the system architecture. 
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Application processor number one processes the inputs 
from the joystick unit (consisting of a multiple axis 
joystick and a slide potentiometer). It must convert 
analog signals (via the analog to digital board) to scaled 
digital signals at a chosen rate of 15 times per second. 
The second application 
aircraft. It then must 
processor computes position of the 
decide if the aircraft is flying, 
landed, or crashed. This is done at a rate of 30 times a 
second. The third application processor computes the data 
needed for the display panel located on the bottom of the 
graphics terminal. The horizon line is updated 30 times a 
second, the remainder of the display panel is computed 2 
times a second. Application processor number four 
calculates the graphic work needed to draw the upper 
carrier portion of the graphics terminal. This is done at 
a rate of 30 times a second. The final processor is 
dedicated as the control processor (Frankel 1980, p.4). 
While the number one application processor controls the 
input and output operations, new data is presented to the 
processor via the common memory, to be displayed on the 
graphics terminal. 
The application programs simulate the flying of an 
aircraft, using only instruments and a radar display. The 
purpose of the demonstration programs are to demonstrate 
the system's feasibility, not the flight of a 
aircraft. 
real 
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Because the demonstration programs are designed to 
show feasibility only, most of the aircraft char-
acteristics and dynamics have been simplified. 
As was mentioned before, it is extremely important 
that a program be partitioned in such a way that it takes 
full advantage of the system's architecture. The 
demonstration program is partitioned into 4 application 
packages, as described previously, 1 package for each of 
the 4 application processors of the feasibility breadboard 
system. Each of the application packages contains one or 
more tasks. Each task performs 
functions. Functionally partitioning 
strongly related 
the tasks in this 
way reduces the cross-coupling between tasks and the cross-
coupling between processors. However, parameters do need 
to be passed between tasks and processors. These 
parameters are passed by the use of shared memory (Pettus 
et al. 198lb, p.157). The partitioning of the demon-
stration problem consisted of three major parts; dividing 
the problem into tasks, distributing these tasks among the 
processors, and the organizing of the parameters in the 
shared memory. The partitioning of the problem into task s 
is inherent to any real-time problem, but the assignment 
of tasks to the various processors and use of shared 
memory is unique to systems that have more than 1 
processor (Pettus et al. 198lb, p.157). 
For the multiple 
assignment is governed by 
al. 198lb, p.157). 
1. The most important 
shared memory 
partitioning of 
bus, since 
tasks must 
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microcomputer system, task 
the following rules (Pettus et 
resource of the system is the 
all processors use it. The 
be done in such a way as to 
minimize the use 
maximized. 
of this bus if the performance is to be 
2. Within the constraints placed by the bus, the 
computation load should be evenly distributed among the 
processors. 
3. Parameters and the shared memory 
grouped in related blocks and moved together, if 
to reduce overhead. 
should be 
possible, 
The demonstration programs form an interactive 
simulator. The user or pilot communicates to the programs 
via the pilot input interface (joystick unit) and receives 
feedback via a graphics CRT terminal. Figure 8 is a 
diagram of the joystick interface unit. Figure 9 is a 
layout diagram of the graphics display panel located on 
the bottom third of the graphics terminal during a flight 
simulator demonstration. 
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The display panel, of the previous figure, consists 
of 8 digitally represented displays and 1 graphical 
display. The digital displays are updated 2 times a 
second and the graphical display is updated 30 times a 
second. Descriptions of the displays are as follows: 
1. FUEL this digital display represents a fuel 
gauge displaying the number of pounds of fuel remaining in 
the aircraft. 
2. TIME this display gives the elapsed time in 
hours, minutes, and seconds. 
3. AIR SPEED - this gauge displays the magnitude of 
the velocity vector in nautical miles per hour (knots). 
4. DME - this digital gauge represents the distance 
in nautical miles between the aircraft and the center of 
the selected target (for the demonstration program, the 
center of the aircraft carrier). 
5. DG represents a digital gyro displaying the 
compass heading of the aircraft (in degrees). 
6. ADF - this gauge displays the compass position of 
the carrier with respect to the aircraft (in degrees). 
7. ALTITUDE this gauge represents the aircraft 
altitude (in feet). 
8. VERTICAL - this gauge displays the vertical air 
speed (ascent and descent in feet per minute). 
9. HORIZON line - this is a graphical display of the 
artificial horizon; representing the additude of the craft. 
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General operating instructions for the multiple 
microcomputer system can be found in Appendix B. Included 
in this set of operating instructions is a description of 
how to execute the aircraft demonstration program along 
with other demonstration programs. 
-III. SYSTEM ATTRIBUTES AND LIMITATIONS 
Favorable Aspects of the System Architecture 
Some favorable aspects of the system include the 
following: 
1. Overall ease of operation (the system was designed 
"user friendly"). 
2. The ATM and CLIP instruction set facilitates an 
ease in multiple microcomputer communication and op-
eration. 
3. The modularity and standardization of the 
microprocessor units. All microprocessor modules are 
identical and are identified to the system via a set of 
DIP switches located on each processor module. This 
standardization provides a lower cost factor in lifetime 
repair and maintenance. 
4. The versatile parallel reconfigurability of the 
system will provide a base for future experiments in the 
partitioning and execution of modular software. 
Problems and Limitations 
The main problems or limitations encountered with the 
breadboard system during this study were as follows: 
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1 • The system, being a breadboarded system, is 
completely wire wrapped and socketed throughout the 
system. This, in some instances, has proven fatal to the 
execution of an application program. The reason for this 
is there are two fans located in the rack along with the 
hardware of the system, these fans are necessary to keep 
the breadboard temperatures in the operating range. The 
fans, in turn, cause significant vibration. The vibration 
causes some of the descrete components on the processor 
modules to fall out or vibrate loose. A solution to this 
problem is that the descrete components be soldered or more 
permanently connected to the circuit card. 
2. Again, due to the breadboard nature of the design, 
the user interface (i.e. joystick unit) has caused 
problems when wires have been jarred loose in the 
execution of flight simulation software. A solution here 
might be to permanently affix the joystick to a solid base 
and solder the interconnecting wires. 
3. The SYSBUS or system busses are noisy, but has 
not appeared to cause any errors in program execution so 
far. This noise does reduce the error margins in the 
system and might come more into play if it was desired to 
increase the basic clock rate of the system (present clock 
rate on each processor module is 4 megahertz). 
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4. The use of an 8-bit microcomputer does not seem to 
have the precision, for real-time applications, that is 
needed to produce realistic flight simulator software. It 
is necessary in this system to trade off precision for 
speed (time for execution) and because of this, some 
portions of the demonstration aircraft software do not 
seem appropriate for real-time simulation. 
5. With the original design only low resolution 
graphics was permissible on the Intecolor color graphics 
monitor. 
IV. IMPROVEMENTS TO THE EXISTING SYSTEM 
Higher Resolution Graphics 
To add the effect of more lifelike, more realistic 
scenes, two modifications were made to the existing system 
to enhance the graphics capability. 
The first modification provides a means to use the 
high resolution abilities of the microprocessor controlled 
Intecolor monitor (Intel 8080 based). By sensing the 
state of the microprocessor's hold line, going from the 
breadboard system to the Intecolor system, the 8080 
microprocessor's state could be determined. When the 8080 
microprocessor is on "hold", the breadboard system takes 
over the Intecolor's busses (address and data) and forces 
its own video information to be written into the 
Intecolor's video buffer (memory). The original method of 
the breadboard system was to never let the Intecolor's 
microprocessor have control of its own video memory. By 
sensing the state of the hold line and toggling the state 
when necessary, we can let the 8080 microprocessor take 
the bus and process information. We can now take 
advantage of the Intecolor's microcoding to produce a 
higher resolution graphics set. This process effectively 
adds another parallel processor to the original five. 
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The state of the hold line is sensed on the analog to 
digital board of the breadboard system. If the logic state 
of the D flip-flop controller (7474) is high then the 
breadboard has the busses (i.e. video memory); if the 
state is low, then the graphics terminal has the busses 
and may now process information concurrent with the 
breadboard system. New data (video information) can now 
be input two ways to the graphics monitor. The first way 
is the conventional way of taking the bus and filling 
video information into the video buffer. The second way 
is to let the 8080 microprocessor have the busses and send 
the data (video information) to the 8080 microprocessor 
for processing via a serial 9600 baud RS232 serial port. 
This setup is depicted in the system configuration block 
diagram presented earlier. The software driver for the 
sending of data over the serial line and checking the 
status of the 8080 microprocessor can be found in Appendix 
C along with a description of its use. 
Another modification made to the breadboard system 
allows the use of a second operator's terminal to be used 
on the system for the inputting or outputting of infor-
mation via the fifth microprocessor's RS232 port. The 
driver programs for this terminal may be found in Appendix 
c. 
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A Graphics Demonstration Program 
The modification described previously allows us to 
utilize many features of the Intecolor graphics terminal. 
To demonstrate the new modifications to the system, a 
demonstration program was conceived. The demonstration 
program draws a block diagram of the multiple 
microcomputer system in the standard character set 
utilizing the conventional method. The bus is then 
toggled, and the 8080 microprocessor is then instructed to 
use an extended graphic character set to enhance and 
finish the 
complete, 4 
simulated 
block diagram. When 
frames of a simulation 
graphically. The 
the block diagram is 
software package are 
package shows the 
interconnection paths of the components of the block 
diagram representing MMCS for each frame in a dynamic 
fashion. Simultaneously to this task, which is totally 
controlled by application processor number one, 
application processor number four utilizes the second 
modification to present a text file to the output of the 
second operator terminal. This text file describes the 
multiple microcomputer system and parallel computation. 
Both the block diagram program and the text file program 
were written in 6809 assembly language. 
V. POSSIBLE ENHANCEMENTS AND IMPROVEMENTS 
A possible enhancement to this system in the future 
would be to use a graphics controller chip in the system. 
This would provide an overall more flexible future system. 
One such graphics controller chip that might be 
investigated is the VLSI technology NEC uP7220. The 
graphics display controller chip is a monolithic 
integrated circuit specifically designed to be the heart 
of a high performance raster scan graphic display system. 
The feature which makes the graphics display controller 
chip truly represent the state of the art in VLSI graphics 
chips is its graphics drawing processor (Hudnall 1982, 
p.24). The graphics controller is designed to work with 
any general purpose microprocessor to provide an efficient 
system architecture by providing a dedicated hardware 
graphics processor. A block diagram of the NEC graphic 
display controller chip is found in Figure 10. 
The need for more precision in real-time simulators 
is a definite obstacle within the case study provided. A 
possible solution to the precision problem might be the 
use of a 16 or 32-bit microprocessor placed in a similar 
multiple microcomputer system configuration. 
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Figure 10. Graphics display controller block diagram 
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The addition of these extra bits for precision will 
not sacrifice the execution time needed for real-time 
requirements. Since the 
written in Motorola 6809 
easy transition might be 
operating 
assembly 
made to 
system (ATM/CLIP) is 
language, a possible 
the Motorola 68000, 
16-bit microprocessor. The 
maintained, and the software 
structural concepts will be 
should be easily converted 
and enhanced for performance into 68000 assembly code. 
VI. CONCLUSION 
Today's microprocessors and microcomputers do indeed 
have the power to provide a system architecture in-
corporating features such as standardization and 
modularity. These microprocessors and microcomputers, 
when used in a multiprocessor or parallel processing 
scheme, can significantly contribute to the technology of 
real-time simulation. The case study, which this report 
describes, is a first attempt at prooving the feasibility 
of this type of parallel processing technology. 
The multiple microcomputer system architecture 
described by this report will provide a base for future 
real-time simulation and partitioning problems. 
Most of the limitations and problems of the bread-
board system are that of construction techniques, not 
design. By this fact, with slight modifications, the 
design could be implemented in a more formal fashion using 
printed circuit cards and using the Motorola 68000 16-bit 
microprocessor. 
In the breadboard system configuration, Motorola 6809 
assembly language application programs are generated on 
the host computer system and then cross-assembled and 
downloaded to the breadboard system. Since some of 
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today's simulation software is written in FORTRAN 77, 
the compatibility with this type of hardware is limited 
unless an efficient FORTRAN 77 compiler can be found. 
With an efficient compiler, many new doors may now be 
opened as to the applications for this type of parallel 
processing architecture utilized in the University of 
South Carolina's design. 
APPENDIX A 
SYSTEM COMMAND LANGUAGE 
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Most SCL commands deal with parameters that are unique 
to each proces~or and therefore require the unit number to 
be specified. Those commands which deal with parameters 
unique to a task also require that the task identification 
be specified. The followig SCL descriptions assume that 
the unit number and/or task id are given as required. 
1. SIGNAL: Causes the current semaphore to be 
incremented. 
2. WAIT: 
decremented. 
Causes the current semaphore to be 
3. INITIATE (START): Causes the current task to be 
ready to run. 
4. TERMINATE (STOP, HALT): Causes the task to be 
stopped. 
5. QUERY (DISPLAY, SHOW): Causes the value of the 
current operand to be displayed at the control console. 
6. SET: Causes the current operand to be updated 
using the current value of that parameter located in the 
parse table. 
7. MOVE: Is used to transfer data to and from shared 
memory. 
8. GET/PUT: Get and put commands are similar to the 
move command except they are for local memories as opposed 
to shared memory. 
9. CONTINUE: Is used to allow a processor to leave 
the communication mode. 
42 
10. EXECUTE: Causes the specified system task to be 
executed. 
11. DEFAULT: Same as SET default. 
12. VAX: Puts the control console in the 
"transparent mode" to the host system. Exit from this 
mode is accomplished by entering an EOT (CNTL D) 
character. 
13. DOWNLOAD: Is used to load binary code from the 
host system to the breadboard (S-record format). 
14. REMOVE: Causes the current breakpoint to be 
removed. 
15. MAKE: Is used to make a disk file from the host 
system. 
16. DISKLOAD: Disk or diskload commands are used to 
download binary files from the disk to memory. 
17. DIRECTORY: Causes a listing of all files located 
on the disk specified. 
18. DELETE: Is used to remove a file from the disk . 
19. FORMAT: Is used to initialize a blank disk. 
20. WITH, USE: With and use commands are used to 
enter default values for any desired system parameter. 
APPENDIX B 
OPERATING INSTRUCTIONS FOR THE MULTIPLE-MICRO 
BREADBOARD SYSTEM 
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POWER UP AND OPERATING INSTRUCTIONS FOR THE 
MULTIPLE-MICRO BREADBOARD SYSTEM 
1. Plug in power strip (on floor near wall). 
2. Turn on graphics terminal (white 
rear). 
switch-left 
3. Turn on Televideo 
switch-right rear). 
control terminal (black 
4. Turn on breadboard system. 
a. Get "A" key from cabinet. 
b. Insert key in lower left of rack (C.W.1/4 turn). 
5. Load floppy disk system. 
a. Get floppy disk from cabinet (green binder). 
b. Push red button on drive and let it spin up. 
c. Insert floppy disk into drive "0" on left. 
6. Look at control terminal screen. 
a. If the following appears, you have powerd 
up correctly. 
"Welcome to the Computer System Laboratory 
Control Algorithm Concept 
Multiple Microcomputer System" 
7. To load and execute the graphics demonstration 
program. 
Use the following CLIP SCL instructions: 
DIR A:O (return) (sets drive 0 as default drive) 
(files in directory appear) 
DISK.1 ~MMICRO (return) (loads MMICRO display ) 
(program into AP #1) 
DISK.4 AM4MICRO (return) (loads M4MICRO display) 
CONTINUE.1 
CONTINUE.4 
(program into AP #4) 
(return) (executes MMICRO program) 
(return) (executes M4MICRO program) 
8. To load and execute the flight demonstration 
program. 
1) DISK.1 AAPl (return) (loads program APl into cpu 
DISK.2 "AP2 (return) ( II II AP2 " II 2) 
DISK.3 "AP3 (return) ( " II AP3 " II 3) 
DISK.4 "AP4 (return) ( " II AP4 II II 4) 
CONTINUE.4 (return) (executes program in cpu 4) 
CONTINUE.3 (return) ( II II II " 3) 
CONTINUE.2 (return) ( " " " " 2) 
CONTINUE.1 (return) ( " " " " 1) 
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9. To download binary files from the host computer 
instead of the default floppy use the download command. 
10. To power down the system, do steps 1-5 in reverse 
order (5c,5b,5a,4b,etc.). 
APPENDIX C 
PROGRAM SEGMENTS 
TASK 1 
NO TON 
NOTE: 
LDX 
LDA 
BITA 
BEQ 
LDA 
RTS 
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INTERCONNECTION CHECK 
#$8000 
-5,X 
#$08 
NOT ON 
-1,X 
CHECKING THE STATUS OF THE 
INTECOLOR INTERCONNECTION BUS 
(SHADOW LOCATION) 
STATE SET BY ADDRESSING 
After establishing the state of the 
interconnection busses any reference to memory location 
HEX 7FFF, local memory processor number one, will toggle 
the state of the interconnection (8080 hold line). 
OUTT LDB 
BITE 
BEQ 
STA 
RTS 
SERIAL OUTPUT ROUTINE 
$EOF8 
#$02 
OUTT 
$EOF9 
SUBROUTINE OUTT: CHECKS THE 
RS232 PORT STATUS; IF THE 
PATH IS CLEAR THEN OUTPUT 
THE CONTENTS OF THE A 
REGISTER TO THAT PORT 
NOTE: The Intecolor monitor must have the bus for 
this routine to function properly. This routine may be 
used on any of the application processors, to allow serial 
output communication. 
SERIAL INPUT ROUTINE 
INCH2 LDA 
BITA 
BEQ 
LDA 
ANDA 
RTS 
$EOF8 
#$01 
INCH2 
$EOF9 
#$7F 
SUBROUTINE INCH2: CHECKS 
THE RS232 PORT STATUS; IF 
THE PATH IS CLEAR THEN INPUT 
INTO THE A REGISTER FROM 
THAT PORT 
NOTE: After establishing a bus link, via the RS232 
modem port, any of the hi-resolution or special Intecolor 
commands may be implemented from the breadboard; simply by 
sending the proper key code emulating the Intecolor 
keyboard. 
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The following BASIC program when executed via the 
serial RS232 modem port will cause the Intecolor monitor 
to enter the hi-resolution mode. The program will then 
simulate a radar display in real-time. 
30 PRINT CHR$(27); 
35 PRINT CHR$(84); 
40 FOR X=O TO 2*3.14159 STEP .1 
45 GOSUB 200 
50 PRINT "?" 
55 IF X=O THEN PRINT CHR$(7); 
60 PRINT CHR$(29); 
70 PRINT CHR$(16); 
80 PRINT CHR$(27); 
90 PRINT CHR$(84); 
100 GOSUB 200 
110 PRINT "?" 
120 PRINT CHR$(29); 
130 PRINT CHR$(18); 
140 PRINT CHR$(27); 
150 PRINT CHR$(84); 
160 NEXT X 
170 GOTO 30 
200 PRINT ".200,200," 
210 PRINT "+"; 
220 PRINT INT(lSO*SIN(X)+200); 
230 PRINT ","; 
240 PRINT INT(l50*COS(X)+200); 
250 PRINT ","; 
300 RETURN 
NOTE: The above program was written in 
Equipment Corporation VAX 11/780 BASIC. 
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